



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/781,964	02/19/2004	Christophe Chevallier	400.184US07	4423

7590 06/07/2005

Leffert Jay & Polglaze, P.A.  
P.O. Box 581009  
Minneapolis, MN 55458-1009

EXAMINER
----------

LEVIN, NAUM B

ART UNIT	PAPER NUMBER
----------	--------------

2825

DATE MAILED: 06/07/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

10/781,964

Applicant(s)

CHEVALLIER ET AL.

Examiner

Naum B. Levin

Art Unit

2825

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 28 March 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-19 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-19 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 19 February 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

### **DETAILED ACTION**

This office action is in response to application 10/781,964 and amendment filed on 03/28/2005. Claims 1-19 remain pending in the application.

Based on the Remarks Examiner has performed additional search, and found a new reference.

### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1 and 3-11 are rejected under 35 U.S.C. 102(b) as being unpatentable by Cai (US Patent 5,793,643).

As to claim 1 Cai discloses:

A method of design rule checking an integrated circuit, comprising:

-A- identifying any line (variable width wires) having a line width marker and line width parameter (col.2, ll.39-51; col.5, ll.43-49; col.6, ll.65-67; col.7, ll.46-52);

-B- extracting (selecting/deriving) each line having a line width marker (Abstract;);

-C- determining the line width parameter for each extracted line (Abstract; col.2, ll.36-41); and

-D- comparing the line width parameter with an actual line width for the line (achieving smallest feasible wire width) (col.2, ll.27-34; col.6, ll.4-5).

As to claims 3-11 Cai recites:

(3), (4), (5), (9) The method further comprising generating an error condition when the actual line width for the line is less than the line width parameter (col.4, ll.44-49; col.5, ll.51-64; col.6, ll.4-5);

(6) The method of claim 1, wherein identifying any line comprises identifying any line in a schematic (col.7, ll.46-52);

(7) The method of claim 1, wherein each extracted line has a line width marker in a layout (col.2, ll.39-51; col.5, ll.43-49; col.6, ll.65-67; col.7, ll.46-52);

(8) The method of claim 1, wherein each extracted line has a line width marker in a line width layer (col.7, ll.27-54);

(10), (11) The method further comprising extracting a width for each extracted line (Abstract);

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 2 and 12-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cai in view of Suzuki (US Patent 5,706,295).

As to claims 12, 16 and 2 Majors discloses:

(12), (16) A method of design rule checking an integrated circuit, comprising:

identifying any line (variable width wires) having a line width marker and line width parameter (col.2, ll.39-51; col.5, ll.43-49; col.6, ll.65-67; col.7, ll.46-52);

extracting (selecting/deriving) each line having a line width marker (Abstract;);

determining the line width parameter for each extracted line (Abstract; col.2, ll.36-41); and

comparing the line width parameter with an actual line width for the line (achieving smallest feasible wire width) (col.2, ll.27-34; col.6, ll.4-5);

With respect to claims 12, 16 and 2 Cai teaches the features above but lacks a method of design rule checking an integrated circuit, wherein steps of extracting or comparing exclude lines near or above a transistor.

Suzuki describes:

a method of design rule checking an integrated circuit, wherein steps of extracting or comparing exclude (except) lines near or above a transistor (interconnection data 203 across the specified-region data 801, positioned on the mask pattern data of the transistor that is not included in the region-specified mask pattern data) (Abstract; col.7, ll.64-67; col.8, ll.1-41).

It would have been obvious to a person of ordinary skills in the art at the time the invention was made to employ Suzuki's teaching regarding the method of design rule checking an integrated circuit, wherein steps of extracting or comparing exclude (except) lines near or above a transistor and use it in Cai's invention to improve checking of layout line width in IC layouts by decreasing design data value, thereby increasing speed of the IC design verification process.

As to claims 13-15 and 17-19 Cai teaches the features above but lacks a method of design rule checking an integrated circuit, wherein steps of extracting or comparing exclude lines near or above a transistor.

Suzuki describes a method of checking design rules for semiconductor integrated circuit including:

a method of design rule checking an integrated circuit, wherein steps of extracting or comparing exclude (except) lines near or above a transistor (interconnection data 203 across the specified-region data 801, positioned on the mask pattern data of the transistor that is not included in the region-specified mask pattern data) (Abstract; col.7, ll.64-67; col.8, ll.1-41).

It would have been obvious to a person of ordinary skills in the art at the time the invention was made to employ Suzuki's teaching regarding the method of design rule checking an integrated circuit, wherein steps of extracting or comparing exclude (except) lines near or above a transistor and use it in Cai's invention to improve checking of layout line width in IC layouts by decreasing design data value, thereby increasing speed of the IC design verification process.

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Naum B. Levin whose telephone number is 571-272-1898. The examiner can normally be reached on M-F (8:00-4:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S. Smith can be reached on 571-272-1907. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

N L

*Naum Levin*  
*Naum Levin*  
*AU-2825*